UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/630,961	07/30/2003	Robert A. Corley	1-1	1792
7590 05/03/2007 Ryan, Mason & Lewis, LLP			EXAMINER	
90 Forest Aven	ue		DAVENPORT, MON CHERI S	
Locust Valley, NY 11560			ART UNIT	PAPER NUMBER
			2609	
			MAIL DATE	DELIVERY MODE
			05/03/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/630,961	CORLEY ET AL.				
Office Action Summary	Examiner	Art Unit				
	Mon Cheri S. Davenport	2609				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status	·					
1) Responsive to communication(s) filed on						
3) Since this application is in condition for allowar	, 					
closed in accordance with the practice under E	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4)⊠ Claim(s) <u>1-14</u> is/are pending in the application.	4) Claim(s) 1-14 is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-14</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or						
Application Papers						
9) The specification is objected to by the Examine	r.					
10)⊠ The drawing(s) filed on <u>20 August 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) 2) Paper No(s)/Mail Date						
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application 6) Other:						
· oper recognition Date						

Application/Control Number: 10/630,961

Art Unit: 2609

DETAILED ACTION

This Action is in response to the Application filed July 30, 2003.

Claim Rejections - 35 USC § 101

1. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claim 14 rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Regarding claim 14, claim 14 lacks the proper preamble language for statutory computer program product. See MPEP 2100 for guidance on computer related inventions.

The examiner suggest a preamble as follows:

"A computer readable medium containing computer executable instructions to perform a method, the method comprising:"

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-14 rejected under 35 U.S.C. 102(b) as being anticipated by Mazzola (US Patent Number 5,278,834).

Regarding claim 1 Mazzola discloses a processor comprising (see figure 1):

Application/Control Number: 10/630,961

Art Unit: 2609

controller circuitry configurable to determine for a given protocol data unit received by the processor whether the given protocol data unit is a single-cell protocol data unit (see figure 1, section 10, end-system processing node, see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit); and

first memory circuitry internal to the processor(see figure 1, section 14, memory);

the processor being connectable to second memory circuitry external to the processor(see col 3, lines 42-47, stack manager is a second memory, third area of memory is the buffer pool from which message buffer are allocated);

wherein information characterizing the given protocol data unit is stored in the first memory circuitry if the given protocol data unit is a single-cell protocol data unit (see col 3-4, lines 58-25, the memory buffer, stores the protocol control information which is added in the form of a header, the buffer contains a PDU big enough to be transmitted as single data unit)

wherein information characterizing the given protocol data unit is stored in the second memory circuitry if the given protocol data unit is not a single-cell protocol data unit (see col. 4, lines 11-20, a block message that is too large to be transmitted as a single block of data is pre-segmented and a layer header is added).

Regarding **Claim 2** Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the protocol data unit comprises a packet (see col. 3, lines 33-35, the invention can be used with any packet based being that data is formatted into PDU's)

Regarding **Claim 3** Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the single-cell protocol data unit comprises a protocol data unit having a size less than or substantially equal to that of a cell-based processing unit of a switch fabric associated with the processor (see figure 1, section 10, end-system processing node, see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit).

Regarding **Claim 4** Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

Art Unit: 2609

wherein the information characterizing the given protocol data unit comprises at least one block descriptor (see col. 4, lines 8-11, the buffer contains at least part of the message data as well as headers from the protocol layers of the source stack).

Regarding **Claim 5** Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the block descriptor (header) is associated with a particular data block of the given protocol data unit(see col. 4, lines 15-20, the PDU is segmented and a header is added).

Regarding **Claim 6** Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the information characterizing the given protocol data unit is stored in the first memory circuitry without requiring utilization of a linked list data structure (see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit).

Regarding **Claim 7** Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the information characterizing the given protocol data unit is stored in the second memory circuitry utilizing a linked list data structure (see col. 7, lines 34-46, buffers are chained as linked list).

Regarding **Claim 8** Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the processor is configured to provide an interface for communication of the protocol data unit between a network and a switch fabric (see figure 1, section 15, network interface).

Regarding **Claim 9** Mazzola discloses everything as applied above (see *claim 1*). In addition the processor includes:

wherein at least one of the first memory circuitry and the second memory circuitry further comprises a queuing and dispatch buffer memory of the processor (see figure 1, section 14b, stack manager, see col 3., lines 42-45).

Regarding **Claim 10** Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

Art Unit: 2609

wherein at least one of the first memory circuitry and the second memory circuitry further comprises a PDU buffer memory of the processor (see figure 1, section 14c, buffer pool, see col. 3, lines 45-48).

Regarding **Claim 11** Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the processor comprises a network processor (see figure 1, section 12, processor).

Regarding **Claim 12** Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the processor is configured as an integrated circuit (see col. 3, lines 19-26)

Regarding **Claim 13** Mazzola discloses a method for use in a processor comprising controller circuitry and first memory circuitry internal to the processor, the processor being connectable to second memory circuitry external to the processor, the method comprising the steps of (see figure 1):

determining for a given protocol data unit received by the processor whether the given protocol data unit is a single-cell protocol data unit (see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit);

storing information characterizing the given protocol data unit in the first memory circuitry if the given protocol data unit is a single-cell protocol data unit (see col 3-4, lines 58-25, the memory buffer, stores the protocol control information which is added in the form of a header, the buffer contains a PDU big enough to be transmitted as single data unit); and

storing information characterizing the given protocol data unit in the second memory circuitry if the given protocol data unit is not a single-cell protocol data unit (see col. 4, lines 11-20, a block message that is too large to be transmitted as a single block of data is pre-segmented and a layer header is added).

Regarding Claim 14 Mazzola discloses an article of manufacture comprising a machine-readable storage medium having program code stored thereon for use in a processor comprising controller circuitry and first memory circuitry internal to the processor, the processor being connectable to second memory circuitry external to the processor, the program code when executed in the processor implementing the steps of:

determining for a given protocol data unit received by the processor whether the given protocol data unit is a single-cell protocol data unit(see col. 7, lines 29-34, the

Art Unit: 2609

size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit);;

storing information characterizing the given protocol data unit in the first memory circuitry if the given protocol data unit is a single-cell protocol data unit (see col 3-4, lines 58-25, the memory buffer, stores the protocol control information which is added in the form of a header, the buffer contains a PDU big enough to be transmitted as single data unit); and

storing information characterizing the given protocol data unit in the second memory circuitry if the given protocol data unit is not a single-cell protocol data unit(see col. 4, lines 11-20, a block message that is too large to be transmitted as a single block of data is pre-segmented and a layer header is added).

Citation of Pertinent Prior Art

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Utley (US Patent Number 7,127,547) see abstract and figures 1-4.

Rostoker et al. (US Patent Number 5,640,399) see abstract.

Daniel et al. (US Patent Number 6,373,846) see abstract.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mon Cheri S. Davenport whose telephone number is 571-270-1803. The examiner can normally be reached on Monday - Friday 8:00 a.m. - 5:00 p.m. EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eliseo Ramos-Feliciano can be reached on 571-272-7925. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/630,961

Art Unit: 2609

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

MD/md April 19, 2007

PRIMARY EXAMINER

Page 7